155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

Sdchowdhury@alumni.harvard.edu

WORK
EXPERIENCE

2021-Present Power Integrations San Jose, CA: Sr Staff Technology Development GaN Foundry
2011-20 Transphorm Goleta, CA: Sr Director GaN Foundry
2004-2011 Maxim Integrated Products San Jose, CA: Manager Process Engineering-Plasma
2000-2004 Cypress Semiconductor San Jose CA: Principal Engineer Plasma Etch
1995-2000 Applied Materials Santa Clara, CA Sr Process Engineer Plasma Etch

Strategic

Strategic

PhD in Defense Studies at King's College London Granted in 2016

Thesis Topic: Indian Nuclear Testing Decisions: A Foreign Policy
Analysis Framework based Model Supervisors: Dr. Harsh Pant & Dr.

Studies Wyn Bowen

MA, Monterey Institute of International Studies-Middlebury

2010 Nonproliferation Studies

Management

Studies

Program for Leader Development (PLD) -Harvard Business School 2006-07 Sponsored by Employer-Maxim Integrated

Products

MBA Santa Clara University-Concentration Finance

IC Processing 1998 -2001 Sponsored by Applied Materials

Studies MEng, Rochester Institute of Technology

Microelectronics Engineering 1994

(Sematch/SRC Fellowship)

UG StudiesThe University of the South-Sewanee, USA

BS (Cum Laude) Physics and Math 1993 (Full Academic Scholarship-entire time)

PUBLICATIONS

IEEE Technical 650 V Highly Reliable GaN HEMTs on Si Substrates over multiple generations: Expanding

GaN Foundry usage of a mature 150 mm Si Foundry (2019 30th Annual SEMI Advanced

Semiconductor Manufacturing Conference (ASMC) Saratoga Springs 2019)

155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

Sdchowdhury@alumni.harvard.edu

5000+ Wafers of 650 V Highly Reliable GaN HEMTs on Si Substrates: Wafer Breakage and Backside Contamination Results (2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) Saratoga Springs 2020)

Published IEEE Transactions in Semiconductor Manufacturing-2020

650 V Highly Reliable GaN HEMTs on Si Substrates over Multiple Generations: Matching Silicon CMOS Manufacturing Metrics and Process Control (2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Austin TX)

600 V JEDEC-qualified highly reliable GaN HEMTs on Si substrates
2014 IEEE International Electron Devices Meeting, San Francisco, CA

Line-edge roughness reduction for advanced metal gate etch with 193-nm lithography in a silicon decoupled plasma source etcher (DPSII) (Proc. SPIE 5039, Advances in Resist Technology and Processing XX, (12 June 2003))

SPIE Technical Silicon Foundry

Gate Etch Process Control (Proc. SPIE 5038, Metrology, Inspection, and Process Control for Microlithography XVII, (2 June 2003);

Gate Etch CD control using MIMO FutureFab 2004, SPIE2004

Photolithography Process Characterization using Development Rate Monitor (SPIE Microlithography, Advances in Resist Technology 1995)

Aluminum DualDamascene: IITC Conference May1999, Burlingame, CA.

AVS Technical Silicon Foundry

Multilayer Gate Stack for line edge roughness reduction in 193nmlithography U.S. Patent Number 7,229,929

PATENTS

Insitu hardmask approach for self-aligned contact etch US Patent 7,078,334

Borderless Contact Architecture US Patent 6713831

Method for forming subcritical dimension structures in an integrated circuit US

155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

Patent 662715

Sdchowdhury@alumni.harvard.edu

AFFILIATIONS Semiconductors

Member IEEE

Member Technical Committee SEMI

Dean's Advisory Council: Dept of

Microelectronics Engineering at Rochester Inst

of Technology, Rochester, NY USA

STRATEGIC STUDIES

Journal Paper

A Two Variable Proliferation Model: Implications for US Policy towards Iran(Accepted for Publication in the Winter 2013 edition of Nuclear Notes-CSIS)

STRATEGIC STUDIES CONFERENCE PAPERS

Prospects for Indo-Japan Nuclear Cooperation: A Synthetic Foreign Policy Analysis based Framework (Accepted for invited talk at Kyoto University February 2015)

Indian Nuclear Testing Decision Making: A Foreign Policy Analysis framework based model (Accepted for Young Scholars Program at ISA West Sept 2014)

Indian Nuclear Testing Decision Making: A Foreign Policy Analysis framework based model (Accepted for Presentation: ISA FLASCO Buenos Aires)

Indian Nuclear Testing and Non-testing decisions: Mapping nine cases since latency to explain dominant causal mechanisms (Accepted for Presentation at ISA-ISSS Conference 2013 to be held at George Washington University Oct 4-6)

STRATEGIC

STUDIES

Engaging the Scientific Enclave in India towards Nonproliferation post Indo-US Civil nuclear agreement (PONI Conference Proceedings 2010. CSIS)

AWARDS

Essay "The Indian Nuclear Testing Puzzle: Bureaucratic Politics Models and Implications for Future US Nonproliferation Policy" selected as one of five finalist of the 2012 Doreen & Jim McElvany Nonproliferation Challenge Center for Nonproliferation Studies -Monterey

Honorary Post Doc University of Leicester 2020 working on publication of PhD thesis into Book to be published by Routledge South Asia Series under guidance

155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

from PhD External Examiner-Dr Andrew Futter (Univ of Leicester UK) Sdchowdhury@alumni.harvard.edu

Member Aurndel House Library at IISS London

STRATEGIC STUDIES WORKSHOP

Indo-US Nuclear Dialog with Jawaharlal Nehru University students (CSIS

2010) Nuclear Workshop (Institute for Peace and Conflict Studies New

Delhi) 2011 CTBTO Public Diplomacy Course in Vienna in July 2013

QUANTITATIVE

ISA Workshop: Nuclear Politics Beyond Positivism in April 2013 at San Francisco

Experience

Regression Analysis, Bayesian Statistics, Likelihood estimation. JMP/SAS

TEACHING

Experience

Teaching Assistant for Finite Math 104 at The University of the South Summer 1992

Teaching Assistant , RIT Learning Lab 1993-94
Taught Underprivileged inner city students from the Bronx and Brooklyn on a bootcamp in RIT in Summer of 1994

155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

Sdchowdhury@alumni.harvard.edu

REFERENCES Dr Umesh Misra Founder Transphorm, University

of California Santa Barbara

GAN/SEMI Yoshimuri Asai, Aizu Fujitsu Semiconductor

Wafers Ltd (AFSW)

Dr. Peter Smith, Device Technologist

Transphorm Goleta, CA

Dr. Rakesh Lal, Device Technologist

Transphorm Goleta, CA

Dr. Amitava Das, CEO Tagore Technologies,

Arlington Heights, IL

Dr. Shahin Sharifzadeh,Co- CEO NextGen

Power Systems, San Jose, CA (Supervisor at

Cypress from 2000-2004)

Vijay Ullal, Venture Capitalist Saratoga CA

(Supervisor Maxim Integrated Products San

Jose from 2004-11)

Mr. Gopal Krishna ex MD Maxim India

Bengaluru in the context of Maxim

Gandhinagar which was scaled up by me

from 2007-09.

Dr JB Price, Supervisor Los Gatos, CA

Supervisor at Applied Materials-1995-2000

Ajit Manocha, President SEMI Milpitas, CA

155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

Sdchowdhury@alumni.harvard.edu

STRATEGIC Dr. Harsh Pant

Reader in International Relations,

Studies Department of Defence Studies,

King's College London, Shrivenham Campus

Harsh.pant@kcl.ac.uk Ph: +44 (0) 1793 788871

Professor Wyn Q. Bowen

Director, Centre for Science and Security Studies

Department of War Studies

King's College London Strand Campus

London WC2R 2LS Ph: 44(0)20 7848 2942

Email: wyn.bowen@kcl.ac.uk

Dr. Dinshaw Mistry

Associate Professor of Political Science and Asian Studies

University of Cincinnati 1108 Crosley Tower

513-556-3317

dinshaw.mistry@uc.edu

Dr. Andrew Futter

Professor International Politics

University of Leicester

Attenborough Tower 1009

University Road Leicester, LE1 7RH United Kingdom

Tel: +44 (0)116 252 2703 email: **ajf57@leicester.ac.uk**

Dr. Glynn Wood

Professor International Policy Studies Monterey Institute of International Studies 460 Pierce St Monterey, CA

(831-647-4100)

gwood@miis.edu

155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

Sdchowdhury@alumni.harvard.edu

155 24 th Avenue #4 San Francisco, CA 94121

(650) 492 0712

Sdchowdhury@alumni.harvard.edu